Author of the publication

A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS.

, , , , , , , , , , and . ISSCC, page 256-258. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.90-4.39-V Detection Voltage Range, 56-Level Programmable Voltage Detector Using Fine Voltage-Step Subtraction for Battery Management., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 1270-1279 (2019)An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration., , , , , , , , , and 2 other author(s). CICC, page 1-4. IEEE, (2019)A 13nW temperature-to-digital converter utilizing sub-threshold MOSFET operation at sub-thermal drain voltage., , , and . CICC, page 1-4. IEEE, (2018)56-Level programmable voltage detector in steps of 50mV for battery management., , , , and . A-SSCC, page 49-52. IEEE, (2016)248pW, 0.11mV/°C glitch-free programmable voltage detector with multiple voltage duplicator for energy harvesting., , , , , and . ESSCIRC, page 249-252. IEEE, (2015)A Ka-Band SATCOM Transceiver in 65-nm CMOS With High-Linearity TX and Dual-Channel Wide-Dynamic-Range RX for Terrestrial Terminal., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 57 (2): 356-370 (2022)A Compact TF-Based LC-VCO with Ultra-Low-Power Operation and Supply Pushing Reduction for IoT Applications., , , , , , , , , and . IEICE Trans. Electron., 103-C (10): 505-513 (2020)A 0.37mm2 Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components., , , , , , and . IEICE Trans. Electron., 105-C (7): 334-342 (2022)A 265- $\mu$ W Fractional- $N$ Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 54 (12): 3478-3492 (2019)An Organic FET SRAM for Braille Sheet Display with Back Gate to Increase Static Noise Margin., , , , , and . ISSCC, page 1060-1069. IEEE, (2006)