Author of the publication

Cache Memory Energy Efficiency Exploration for the HEVC Motion Estimation.

, , , , , , , and . SBESC, page 31-38. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pareto-based energy control for the HEVC encoder., , , , and . ICIP, page 814-818. IEEE, (2016)Performance evaluation of HEVC RCL applications mapped onto NoC-based embedded platforms., , , , and . SBCCI, page 7. ACM, (2019)Design Space Exploration of HEVC RCL Mapped onto NoC-Based Embedded Platforms., , , , and . ReCoSoC, page 1-8. IEEE, (2019)High-throughput and memory-aware hardware of a sub-pixel interpolator for multiple video coding standards., , , , , and . ICIP, page 2162-2166. IEEE, (2016)Low-Power and Memory-Aware Approximate Hardware Architecture for Fractional Motion Estimation Interpolation on HEVC., , , , , , and . ISCAS, page 1-5. IEEE, (2020)High-Throughput and Multiplierless Hardware Design for the AV1 Fractional Motion Estimation., , , , , and . LASCAS, page 1-4. IEEE, (2023)An efficient sub-sample interpolator hardware for VP9-10 standards., , , , , , , and . ICIP, page 2167-2171. IEEE, (2016)Cache Memory Energy Efficiency Exploration for the HEVC Motion Estimation., , , , , , , and . SBESC, page 31-38. IEEE Computer Society, (2017)Energy-Efficiency Exploration of Memory Hierarchy using NVMs for HEVC Motion Estimation., , , , , , , , and . ICECS, page 162-165. IEEE, (2019)High-Throughput and Multiplierless Hardware Design for the AV1 Local Warped MC Interpolation., , , , , and . ICIP, page 2680-2684. IEEE, (2023)