( en | de | ru )

 

Disambiguation of "Clemente, Juan Antonio"

Author of the publication

copydeleteadd this publication to your clipboard
Impact of DVS on Power Consumption and SEE Sensitivity of COTS Volatile SRAMs.

, , , , , and . LATS, page 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juan Antonio Estada

Juan Clemente Díaz Gonzáles

Juan Antonio Monroy

Juan Antonio Ennis

Juan Antonio Diaz Gonzalez

 

Other publications of authors with the same name

Impact of Ground-Level Enhancement (GLE) Solar Events on Soft Error Rate for Avionics., , and . IEEE Trans. Aerosp. Electron. Syst., 56 (5): 3674-3684 (2020)Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array., , , , and . IET Comput. Digit. Tech., 12 (4): 150-157 (2018)A task graph execution manager for reconfigurable multi-tasking systems., , , and . Microprocess. Microsystems, 34 (2-4): 73-83 (2010)SEE sensitivity of a COTS 28-nm SRAM-based FPGA under thermal neutrons and different incident angles., , , , , , and . Microprocess. Microsystems, (February 2023)A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware., , , , and . FPL, page 177-180. IEEE Computer Society, (2011)Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (6): 1248-1261 (2014)Reliability and Makespan Optimization of Hardware Task Graphs in Partially Reconfigurable Platforms., , , and . IEEE Trans. Aerosp. Electron. Syst., 53 (2): 983-994 (2017)A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms., , , , and . ACM Trans. Reconfigurable Technol. Syst., 7 (2): 9:1-9:27 (2014)Thermal Neutron-induced SEUs on a COTS 28-nm SRAM-based FPGA under Different Incident Angles., , , , , and . LATS, page 1-6. IEEE, (2021)A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems., , , and . ReConFig, page 79-84. IEEE Computer Society, (2008)