Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.41µA standby leakage 32Kb embedded SRAM with Low-Voltage resume-standby utilizing all digital current comparator in 28nm HKMG CMOS., , , and . VLSIC, page 58-59. IEEE, (2012)A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation., , , , , and . CICC, page 701-704. IEEE, (2009)A 0.41 µA Standby Leakage 32 kb Embedded SRAM with Low-Voltage Resume-Standby Utilizing All Digital Current Comparator in 28 nm HKMG CMOS., , , , , , and . IEEE J. Solid State Circuits, 48 (4): 917-923 (2013)Walking Practice Combined with Virtual Reality Contributes to Early Acquisition of Symmetry Prosthetic Walking: An Experimental Study Using Simulated Prosthesis., , , , , , , and . Symmetry, 13 (12): 2282 (2021)90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique., , , , , , , and . IEEE J. Solid State Circuits, 41 (3): 705-711 (2006)Association between the Degree of Pre-Synaptic Dopaminergic Pathway Degeneration and Motor Unit Firing Behavior in Parkinson's Disease Patients., , , , , , , and . Sensors, 21 (19): 6615 (2021)Power-Management Features of R-Mobile U2, an Integrated Application Processor and Baseband Processor., , , , , , , , , and 5 other author(s). IEEE Micro, 33 (6): 26-36 (2013)65nm Low-Power High-Density SRAM Operable at 1.0V under 3σ Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS., , , and . ISSCC, page 384-385. IEEE, (2008)Effect of Acute Static Stretching on the Activation Patterns Using High-Density Surface Electromyography of the Gastrocnemius Muscle during Ramp-Up Task., , , , , , , , and . Sensors, 21 (14): 4841 (2021)10.2 A 28nm HPM heterogeneous multi-core mobile application processor with 2GHz cores and low-power 1GHz cores., , , , , , , , , and 4 other author(s). ISSCC, page 178-179. IEEE, (2014)