Author of the publication

Harmonic distortion analysis using an improved charge sheet model for PD SOI MOSFETs.

, , , and . Microelectron. J., 38 (3): 321-326 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CAMEL: An Ultra-Low-Power VGA CMOS Imager based on a Time-Based DPS Array., , , , , and . ICDSC, page 155-159. ACM, (2016)Harmonic distortion analysis using an improved charge sheet model for PD SOI MOSFETs., , , and . Microelectron. J., 38 (3): 321-326 (2007)Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells., , and . CoRR, (2024)FD MOS SOI circuit to enhance the ratio of illuminated to dark current of a co-integrated a-Si: H photodiode., , , , , and . Microelectron. Reliab., 43 (2): 189-193 (2003)High-energy neutrons effect on strained and non-strained SOI MuGFETs and planar MOSFETs., , , , , , , , and . Microelectron. Reliab., 52 (1): 118-123 (2012)Compact model for single event transients and total dose effects at high temperatures for partially depleted SOI MOSFETs., , , and . Microelectron. Reliab., 50 (9-11): 1852-1856 (2010)A 110 nA pacemaker sensing channel in CMOS on silicon-on-insulator., and . ISCAS (5), page 181-184. IEEE, (2002)Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics., , , and . DATE, page 195-200. IEEE, (2018)Efficient Multiple-Valued Signed-Digit Full Adder Based on NDR MOS Structures and its Application to an N-bit Current-Mode Constant-Time Adder., , , , and . J. Multiple Valued Log. Soft Comput., 13 (1-2): 61-78 (2007)A 65 nm CMOS Ultra-Low-Power Impulse Radio-Ultra-Wideband Emitter for Short-Range Indoor Localization., and . J. Low Power Electron., 11 (3): 349-358 (2015)