( en | de | ru )

 

Disambiguation of "Giancane, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptive Pre-Processing for Neural Network Hardware Deployment.

, , , and . MLSP, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Tranchini

Luca Rizzini

Luca Tuninetti

Luca Criscuolo

Luca Redaelli

 

Other publications of authors with the same name

Three-Phase Dual-Rail Pre-charge Logic., , , and . CHES, volume 4249 of Lecture Notes in Computer Science, page 232-241. Springer, (2006)A novel concept for stateless random bit generators in cryptographic applications., , , , and . ISCAS, IEEE, (2006)Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (2): 355-367 (2010)Delay-Based Dual-Rail Precharge Logic., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (7): 1147-1153 (2011)Enhancing power analysis attacks against cryptographic devices., , , , , and . IET Circuits Devices Syst., 2 (3): 298-305 (2008)Leakage Power Analysis attacks: Theoretical analysis and impact of variations., , , and . ICECS, page 85-88. IEEE, (2009)Adaptive Pre-Processing for Neural Network Hardware Deployment., , , and . MLSP, page 1-6. IEEE, (2023)Enhancing power analysis attacks against cryptographic devices., , , , and . ISCAS, IEEE, (2006)Delay-based dual-rail pre-charge logic., , , , and . ICECS, page 53-56. IEEE, (2009)A new dynamic differential logic style as a countermeasure to power analysis attacks., , , , and . ICECS, page 364-367. IEEE, (2008)