( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FlexACC: A Programmable Accelerator with Application-Specific ISA for Flexible Deep Neural Network Inference.

, , , и . ASAP, стр. 266-273. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jia Jia

Tianyu Zhao

Tianyu Chen

Tianyu Chen

Tianyu Wu

 

Другие публикации лиц с тем же именем

A Fully Integrated Buck Regulator With 2-GHz Resonant Switching for Low-Power Applications., и . IEEE J. Solid State Circuits, 53 (9): 2663-2674 (2018)5 Hz rTMS improves motor-imagery based BCI classification performance., , , , , и . EMBC, стр. 6116-6120. IEEE, (2021)FRL-FI: Transient Fault Analysis for Federated Reinforcement Learning-Based Navigation Systems., , , , , , и . DATE, стр. 430-435. IEEE, (2022)Spatio-Temporal Evolution of Inland Lakes and Their Relationship with Hydro-Meteorological Factors in Horqin Sandy Land, China., , , , , , , и . Remote. Sens., 15 (11): 2719 (2023)Exploration of associative power management with instruction governed operation for ultra-low power design., , , и . DAC, стр. 152:1-152:6. ACM, (2016)30.2 A 22nm 0.26nW/Synapse Spike-Driven Spiking Neural Network Processing Unit Using Time-Step-First Dataflow and Sparsity-Adaptive In-Memory Computing., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 484-486. IEEE, (2024)A 22nm Delta-Sigma Computing-In-Memory (Δ∑CIM) SRAM Macro with Near-Zero-Mean Outputs and LSB-First ADCs Achieving 21.38TOPS/W for 8b-MAC Edge AI Processing., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 140-141. IEEE, (2023)EdgeBERT: Sentence-Level Energy Optimizations for Latency-Aware Multi-Task NLP Inference., , , , , , , , , и 1 other автор(ы). MICRO, стр. 830-844. ACM, (2021)An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture., , , и . IEEE J. Solid State Circuits, 55 (8): 2259-2269 (2020)A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique., , и . IEEE J. Solid State Circuits, 56 (1): 55-65 (2021)