( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly.

, , , и . ICASSP, стр. 1158-1161. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yi Lu

Yi-Chang Chiang

Hsin-Yi Chang

Chang-Han Yi

Yi-Tung Chang

 

Другие публикации лиц с тем же именем

Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly., , , и . ICASSP, стр. 1158-1161. IEEE, (2013)Three-Dimensional Dynamic Programming Accelerator for Multiple Sequence Alignment., , , , и . NORCAS, стр. 1-5. IEEE, (2018)MSRCall: a multi-scale deep neural network to basecall Oxford Nanopore sequences., и . Bioinform., 38 (16): 3877-3884 (2022)Attention EdgeConv For 3D Point Cloud Classification., , , и . APSIPA ASC, стр. 2018-2022. IEEE, (2021)Using Regularity Unit As Guidance For Summarization-Based Image Resizing., , и . VCIP, стр. 1-5. IEEE, (2021)Low-Light Enhancement Using a Plug-and-Play Retinex Model With Shrinkage Mapping for Illumination Estimation., и . IEEE Trans. Image Process., (2022)A fast analytical technique for estimating the bounds of on-chip clock wire inductance., , , и . CICC, стр. 241-244. IEEE, (2001)A Hardware Accelerator for Long Sequence Alignment with the Bit-Vector Scoring Scheme and Divide-and-Conquer Traceback., , и . BioCAS, стр. 467-471. IEEE, (2022)Test Generation of Path Delay Faults Induced by Defects in Power TSV., , , , , и . Asian Test Symposium, стр. 43-48. IEEE Computer Society, (2013)Power efficient special processor design for burrows-wheeler-transform-based short read sequence alignment., , , , и . BioCAS, стр. 1-4. IEEE, (2015)