Author of the publication

Reconfigurable Hardened Latch and Flip-Flop for FPGAs.

, , , and . ISVLSI, page 433-438. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FPGA implementation of a fault-tolerant application-specific NoC design., , and . DTIS, page 1-6. IEEE, (2016)Message from the general chair.. MSE, IEEE, (2017)Implications of non-volatile memory as primary storage for database management systems., , , , and . SAMOS, page 164-171. IEEE, (2016)Analysis of Design Parameters in Safety-Critical Computers., , , , , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 712-723 (2020)On-Chip Memory Management for Embedded MpSoC Architectures Based on Data Compression., , , and . SoCC, page 175-178. IEEE, (2005)Constraint-based Code mapping for heterogeneous Chip multiprocessors., , , and . SoCC, page 89-90. IEEE, (2005)Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (9): 1495-1508 (2015)Hierarchical Platform for Autonomous Driving., , , , and . INTESA, page 7-12. ACM, (2019)Hybrid stacked memory architecture for energy efficient embedded chip-multiprocessors based on compiler directed approach., , , and . IGSC, page 1-7. IEEE Computer Society, (2015)Energy Efficient Architecture for Graph Analytics Accelerators., , , , , , and . ISCA, page 166-177. IEEE Computer Society, (2016)