Author of the publication

Scalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs with TLB Prefetching and MMU-Aware DMA Engine.

, , , and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HERO: an open-source research platform for HW/SW exploration of heterogeneous manycore systems., , , , and . ANDARE@PACT, page 5:1-5:6. ACM, (2018)Mixed-data-model heterogeneous compilation and OpenMP offloading., , , , , , and . CC, page 119-131. ACM, (2020)Implementing CNN Layers on the Manticore Cluster-Based Many-Core Architecture., , and . CoRR, (2021)A High-performance, Energy-efficient Modular DMA Engine Architecture., , , , , , , and . CoRR, (2023)Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems., , , and . CF, page 81-88. ACM, (2020)Anionic Polysaccharides From Phototrophic Microorganisms Exhibit Antiviral Activities to Vaccinia Virus, , , , , , , , and . (2018)An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication., , , , , , and . CoRR, (2020)An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication., , , , , , and . IEEE Trans. Computers, 71 (8): 1794-1809 (2022)PsPIN: A high-performance low-power architecture for flexible in-network compute., , , , , , , and . CoRR, (2020)PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge., , , , , , , , and . DAC, page 1-6. IEEE, (2023)