( en | de | ru )

 

Disambiguation of "Siozios, Kostas"

Author of the publication

copydeleteadd this publication to your clipboard
A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications.

, , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kostas Buraselis

Kostas Michaelides

Kostas Papamantellos

Kostas Kanauka

Kostas Laskar

 

Other publications of authors with the same name

Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology., , and . Int. J. Reconfigurable Comput., (2008)A virtual platform for exploring hierarchical interconnection for many-accelerator systems., , , and . SAMOS, page 384-389. IEEE, (2015)Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems., , , , and . FPL, page 1-2. IEEE, (2015)Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support., , , and . FPL, page 652-655. IEEE, (2007)NAROUTO: An open-source framework for supporting architecture-level exploration at heterogeneous FPGAS., , and . ICECS, page 527-530. IEEE, (2010)A novel methodology for designing high-performance and low-energy FPGA routing architecture., , , and . FPGA, page 224. ACM, (2006)Designing a General-Purpose Interconnection Architecture for Field Programmable Gate Arrays., , and . J. Low Power Electron., 4 (1): 34-47 (2008)A Tabu-Based Partitioning and Layer Assignment Algorithm for 3-D FPGAs., and . IEEE Embed. Syst. Lett., 3 (3): 97-100 (2011)FabSpace 2.0: A platform for application and service development based on Earth Observation data., , , , , and . MOCAST, page 1-4. IEEE, (2017)Automated Design Approximation to Overcome Circuit Aging., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (11): 4710-4721 (2021)