Author of the publication

Hybrid on-line self-test architecture for computational units on embedded processor cores.

, , , and . DDECS, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the development of a high-level fault simulator for the analysis of performance faults on speculative modules., , and . LATS, page 1-6. IEEE, (2017)Recent Trends and Perspectives on Defect-Oriented Testing., , , , , , , , , and 11 other author(s). IOLTS, page 1-10. IEEE, (2022)An analysis of test solutions for COTS-based systems in space applications., , , , , and . VLSI-SoC, page 59-64. IEEE, (2018)Development flow of on-line Software Test Libraries for asynchronous processor cores., , and . IOLTS, page 73-78. IEEE, (2018)Targeting different defect-oriented fault models in IC testing: an experimental approach., , , , and . DSD, page 214-219. IEEE, (2023)A Decentralized Scheduler for On-line Self-test Routines in Multi-core Automotive System-on-Chips., , , , , and . ITC, page 1-10. IEEE, (2019)A comparative overview of ATPG flows targeting traditional and cell-aware fault models., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Non-Intrusive Self-Test Library for Automotive Critical Applications: Constraints and Solutions., , , , , , , , and . DATE, page 920-923. IEEE, (2019)Improved Test Solutions for COTS-Based Systems in Space Applications., , , , , and . VLSI-SoC (Selected Papers), volume 561 of IFIP Advances in Information and Communication Technology, page 187-206. Springer, (2018)A Suitability Analysis of Software Based Testing Strategies for the On-line Testing of Artificial Neural Networks Applications in Embedded Devices., , , and . IOLTS, page 1-6. IEEE, (2021)