( en | de | ru )

 

Disambiguation of "Casavant, Albert E."

Author of the publication

copydeleteadd this publication to your clipboard
Property-specific witness graph generation for guided simulation.

, , , , , and . DATE, page 799. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ursula E E Köhler

E Gutsche

E Przemeck

E Winterhager

E Samulski

 

Other publications of authors with the same name

Tree-height minimization in pipelined architectures., and . ICCAD, page 112-115. IEEE Computer Society, (1989)Property-specific witness graph generation for guided simulation., , , , , and . DATE, page 799. IEEE Computer Society, (2001)MIST - A Design Aid for Programmable Pipelined Processors.. DAC, page 532-536. ACM Press, (1994)A synthesis environment for designing DSP systems., , , , , , , and . IEEE Des. Test, 6 (2): 35-44 (1989)Balancing structural hazards and hardware cost of pipelined processors.. ED&TC, page 562-567. IEEE Computer Society, (1995)Scheduling and hardware sharing in pipelined data paths., , , and . ICCAD, page 24-27. IEEE Computer Society, (1989)Property-Specific Testbench Generation for Guided Simulation., , , , , and . ASP-DAC/VLSI Design, page 524-. IEEE Computer Society, (2002)Efficient algorithms for interface timing verification., , , and . EURO-DAC, page 34-39. IEEE Computer Society, (1994)Automatic Operator Configuration in the Synthesis of Pipelined Architectures., and . DAC, page 174-179. IEEE Computer Society Press, (1990)Efficient Algorithms for Interface Timing Verification., , , and . Formal Methods Syst. Des., 12 (3): 241-265 (1998)