( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization.

, , , и . VDAT, том 382 из Communications in Computer and Information Science, стр. 74-82. Springer, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Anupam Chattopadhyay

Santanu Sarma

Santanu Mukherjee

Dhrupadi Chattopadhyay

Santanu Pal

 

Другие публикации лиц с тем же именем

A hardware based low temperature solution for VLSI testing using decompressor side masking., , , и . ISCAS, стр. 637-640. IEEE, (2015)Improving Security of Logic Encryption in Presence of Design-for-Testability Infrastructure., , и . ISCAS, стр. 1-5. IEEE, (2019)An ATE assisted DFD technique for volume diagnosis of scan chains., , , и . DAC, стр. 31:1-31:6. ACM, (2013)Confidence Based Power Aware Testing., , , и . ISED, стр. 62-66. IEEE, (2012)An ILP-based floorplan-aware path synthesis technique for Application-Specific NoC design., и . RAIT, стр. 543-548. IEEE, (2016)A Deep Neural Network Augmented Approach for Fixed Polarity AND-XOR Network Synthesis., , , , , и . TENCON, стр. 2189-2193. IEEE, (2019)Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization., , и . ISED, стр. 172-176. IEEE, (2012)Reliability-aware application mapping onto mesh based Network-on-Chip., , и . Integr., (2018)Area Constrained Performance Optimized ASNoC Synthesis with Thermal‐aware White Space Allocation and Redistribution., , и . Integr., (2018)Fault Coverage Enhancement via Weighted Random Pattern Generation in BIST Using a DNN-Driven-PSO Approach., , , , , и . ICIT, стр. 228-233. IEEE, (2019)