( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Direct optimization of a PCI express link equalization in industrial post-silicon validation.

, , , и . LATS, стр. 1-6. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Juan José Sánchez

José Sánchez Murillo

José Uriarte Sánchez

José Alvarez Sánchez

José Sánchez Meseguer

 

Другие публикации лиц с тем же именем

Systematic configuration of coarsely discretized 3D EM solvers for reliable and fast simulation of high-frequency planar structures., , , и . LASCAS, стр. 1-4. IEEE, (2013)Design of experiments implementation towards optimization of power distribution networks., , и . LASCAS, стр. 1-4. IEEE, (2017)Direct optimization of a PCI express link equalization in industrial post-silicon validation., , , и . LATS, стр. 1-6. IEEE, (2018)Impedance matching analysis and EMC validation of a low-cost PCB differential interconnect., , и . LATS, стр. 1-5. IEEE Computer Society, (2015)A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers., , , , , , и . MWSCAS, стр. 717-720. IEEE, (2014)Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 733-740 (2019)Frequency- and Time-Domain Yield Optimization of a Power Delivery Network Subject to Large Decoupling Capacitor Tolerances., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (12): 5610-5620 (2022)Machine Learning Techniques and Space Mapping Approaches to Enhance Signal and Power Integrity in High-Speed Links and Power Delivery Networks., , , , и . LASCAS, стр. 1-4. IEEE, (2020)Transmitter and Receiver Equalizers Optimization Methodologies for High-Speed Links in Industrial Computer Platforms Post-Silicon Validation., , и . ITC, стр. 1-10. IEEE, (2018)Analysis of the implications of stacked devices in nano-scale technologies for analog applications., , и . LATS, стр. 1-4. IEEE, (2017)