( en | de | ru )

 

Disambiguation of "Rayas-Sánchez, José Ernesto"

Author of the publication

copydeleteadd this publication to your clipboard
A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers.

, , , , , , and . MWSCAS, page 717-720. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juan José Sánchez

José Sánchez Murillo

José Alvarez Sánchez

José Uriarte Sánchez

José Sánchez Meseguer

 

Other publications of authors with the same name

Direct optimization of a PCI express link equalization in industrial post-silicon validation., , , and . LATS, page 1-6. IEEE, (2018)Impedance matching analysis and EMC validation of a low-cost PCB differential interconnect., , and . LATS, page 1-5. IEEE Computer Society, (2015)A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers., , , , , , and . MWSCAS, page 717-720. IEEE, (2014)Design of experiments implementation towards optimization of power distribution networks., , and . LASCAS, page 1-4. IEEE, (2017)Systematic configuration of coarsely discretized 3D EM solvers for reliable and fast simulation of high-frequency planar structures., , , and . LASCAS, page 1-4. IEEE, (2013)Transmitter and Receiver Equalizers Optimization Methodologies for High-Speed Links in Industrial Computer Platforms Post-Silicon Validation., , and . ITC, page 1-10. IEEE, (2018)A frequency-domain approach to interconnect crosstalk simulation and minimization.. Microelectron. Reliab., 44 (4): 673-681 (2004)Machine Learning Techniques and Space Mapping Approaches to Enhance Signal and Power Integrity in High-Speed Links and Power Delivery Networks., , , , and . LASCAS, page 1-4. IEEE, (2020)Analysis of the implications of stacked devices in nano-scale technologies for analog applications., , and . LATS, page 1-4. IEEE, (2017)Jitter tolerance acceleration using the golden section optimization technique., , , , , and . LASCAS, page 1-4. IEEE, (2018)