From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Towards adaptive test of multi-core RF SoCs., , , , , и . DATE, стр. 743-748. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Variation-Tolerant, Power-Safe Pattern Generation., , и . IEEE Des. Test Comput., 24 (4): 374-384 (2007)Best is the Enemy of Good: Design Techniques for Low Power Tunable Approximate Application Specific Integrated Chips Targeting Media-Based Applications., , , и . J. Low Power Electron., 11 (2): 133-148 (2015)Towards effective and compression-friendly test of memory interface logic., , , и . ITC, стр. 124-133. IEEE Computer Society, (2010)A Framework for Concurrency Control in Real-Time Distributed Collaboration for Mobile Systems., , и . ICDCS Workshops, стр. 488-492. IEEE Computer Society, (2003)ProCA: Progressive Configuration Aware Design Methodology for Low Power Stochastic ASICs., , , , и . VLSID, стр. 342-347. IEEE Computer Society, (2014)Novel Bi-partitioned Scan Architecture to Improve Transition Fault Coverage.. Asian Test Symposium, стр. 300-305. IEEE Computer Society, (2005)Interactive presentation: On power-profiling and pattern generation for power-safe scan tests., , и . DATE, стр. 534-539. EDA Consortium, San Jose, CA, USA, (2007)Methodology for low power test pattern generation using activity threshold control logic., , и . ICCAD, стр. 526-529. IEEE Computer Society, (2007)Thermal-Safe Dynamic Test Scheduling Method Using On-Chip Temperature Sensors for 3D MPSoCs., , , , и . J. Low Power Electron., 8 (5): 684-695 (2012)