( en | de | ru )

 

Disambiguation of "Narayanan, Vijaykrishnan"

Author of the publication

copydeleteadd this publication to your clipboard
Reliability-aware design for nanometer-scale devices.

, , , , , , and . ASP-DAC, page 549-554. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

Hardware and Software Techniques for Controlling DRAM Power Modes., , , , and . IEEE Trans. Computers, 50 (11): 1154-1173 (2001)Modeling steep slope devices: From circuits to architectures., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Influence of compiler optimizations on system power., , , and . DAC, page 304-307. ACM, (2000)Design space exploration of workload-specific last-level caches., , , , and . ISLPED, page 243-248. ACM, (2012)A low latency router supporting adaptivity for on-chip interconnects., , , , and . DAC, page 559-564. ACM, (2005)Design and analysis of an NoC architecture from performance, reliability and energy perspective., , , , and . ANCS, page 173-182. ACM, (2005)Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only)., , , , and . FPGA, page 265. ACM, (2005)Ferroelectric Transistor based Non-Volatile Flip-Flop., , , , , and . ISLPED, page 10-15. ACM, (2016)A defect-aware approach for mapping reconfigurable Single-Electron Transistor arrays., , , , , and . ASP-DAC, page 118-123. IEEE, (2015)Editorial., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (1): 1 (2015)