Author of the publication

A 5-GHz 20-dBm Power Amplifier With Digitally Assisted AM-PM Correction in a 90-nm CMOS Process.

, , , , , , , and . IEEE J. Solid State Circuits, 41 (8): 1757-1763 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fully balanced low-noise transconductance amplifiers with P1dB > 0dBm in 45nm CMOS., , and . ESSCIRC, page 231-234. IEEE, (2011)A 10 GHz low phase noise VCO employing current reuse and capacitive power combining., , , and . CICC, page 1-4. IEEE, (2010)A 5 GHz class-AB power amplifier in 90 nm CMOS with digitally-assisted AM-PM correction., , , , , , , and . CICC, page 813-816. IEEE, (2005)A Broadband Low-Cost Direct-Conversion Receiver Front-End in 90 nm CMOS., , and . IEEE J. Solid State Circuits, 43 (5): 1132-1137 (2008)A Fully Integrated Ultra-Low Insertion Loss T/R Switch for 802.11b/g/n Application in 90 nm CMOS Process., , , and . IEEE J. Solid State Circuits, 44 (5): 1352-1360 (2009)A flip-chip-packaged 1.8V 28dBm class-AB power amplifier with shielded concentric transformers in 32nm SoC CMOS., , , , and . ISSCC, page 426-428. IEEE, (2011)A 5-GHz 108-Mb/s 2 $\times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm $P_1dB$ Power Amplifiers in 90-nm CMOS., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 41 (12): 2746-2756 (2006)A 5 GHz, 21 dBm output-IP3 resistive feedback LNA in 90-nm CMOS., , , and . ESSCIRC, page 372-375. IEEE, (2007)A Class-G Supply Modulator and Class-E PA in 130 nm CMOS., , and . IEEE J. Solid State Circuits, 44 (9): 2339-2347 (2009)A 2.5GHz 32nm 0.35mm2 3.5dB NF -5dBm P1dB fully differential CMOS push-pull LNA with integrated 34dBm T/R switch and ESD protection., , , and . ISSCC, page 56-58. IEEE, (2011)