( en | de | ru )

 

Disambiguation of "Núñez-Yáñez, José L."

Author of the publication

copydeleteadd this publication to your clipboard
Run-Time Power Modelling in Embedded GPUs with Dynamic Voltage and Frequency Scaling.

, , , and . PARMA-DITAM@HiPEAC, page 2:1-2:6. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Reynoso Núñez

Allan José Lacayo Núñez

José Reyes L

Marco Núñez-Müller

Ismael Núñez-Riboni

 

Other publications of authors with the same name

Applying data-parallel and scalar optimizations for the efficient implementation of the G.729A and G.723.1 speech coding standards., , , and . SIP, page 39-44. IASTED/ACTA Press, (2005)Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip., and . Microprocess. Microsystems, 37 (3): 319-332 (2013)Parallelizing Workload Execution in Embedded and High-Performance Heterogeneous Systems., , , , , , , and . CoRR, (2018)Relationship Detection Measures for Binary SoC Data., and . CoRR, (2019)Guest Editorial., , and . IET Comput. Digit. Tech., 9 (1): 1-2 (2015)Ultrasonic Levitation with Software-Defined FPGAs and Electronically Phased Arrays., , , , , and . AHS, page 41-48. IEEE, (2019)Dynamic Voltage Scaling in a FPGA-based System-on-Chip., , and . FPL, page 459-462. IEEE, (2007)Joint video fusion and super resolution based on Markov random fields., , and . ICIP, page 2150-2154. IEEE, (2014)Sparse and dense matrix multiplication hardware for heterogeneous multi-precision neural networks., and . Array, (2021)Fault-tolerant dynamically reconfigurable NoC-based SoC., and . ASAP, page 31-36. IEEE Computer Society, (2008)