( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Run-Time Power Modelling in Embedded GPUs with Dynamic Voltage and Frequency Scaling.

, , , и . PARMA-DITAM@HiPEAC, стр. 2:1-2:6. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohammad Mohammad

Mohammad Sadeghi

Metallogenic modeling and mineral potential mapping in the Takab district, NW Iran. Uni Halle-Wittenberg, (2009)

Mohammad Reza Mohammad Khorasani

Mohammad Mehrjouei

Mohammad Djassemi

 

Другие публикации лиц с тем же именем

Optimised OpenCL Workgroup Synthesis for Hybrid ARM-FPGA Devices, и . (2015)SystemC Architectural Transaction Level Modelling for Large NoCs., и . FDL, стр. 142-147. ECSI, Electronic Chips & Systems design Initiative, (2010)Pipelined Streaming Computation of Histogram in FPGA OpenCL., и . PARCO, том 32 из Advances in Parallel Computing, стр. 632-641. IOS Press, (2017)Task Dispersal Measurement in Dynamic Reconfigurable NoCs., , и . ISVLSI, стр. 167-172. IEEE Computer Society, (2010)Analysis of System-Failure Rate Caused by Soft-Errors using a UML-Based Systematic Methodology in an SoC., , , , , , и . IOLTS, стр. 205-206. IEEE Computer Society, (2007)Scan-Based Structure with Reduced Static and Dynamic Power Consumption., , , , и . J. Low Power Electron., 2 (3): 477-487 (2006)Low test application time resource binding for behavioral synthesis., , и . ACM Trans. Design Autom. Electr. Syst., 12 (2): 16 (2007)A concurrent testing method for NoC switches., , , и . DATE, стр. 1171-1176. European Design and Automation Association, Leuven, Belgium, (2006)Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips., , , , , и . FPL, стр. 376-380. IEEE Computer Society, (2018)Energy optimization in a Network-on-Chip with dynamically reconfigurable processing nodes., , , и . CCA/ISIC, стр. 308-313. IEEE, (2009)