Author of the publication

CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing.

, , , , , , , and . ATS, page 397-402. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity., , , , , , , and . ISCAS (1), page 110-113. IEEE, (1999)Effect-cause intra-cell diagnosis at transistor level., , , , , , and . ISQED, page 460-467. IEEE, (2013)Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing., , , , , and . VLSI-SoC, page 403-408. IEEE, (2006)Energy Model based Control for Forming Processes., and . ICINCO-ICSO, page 51-59. INSTICC Press, (2008)Example-based programming: a pertinent visual approach for learning to program., , and . AVI, page 358-361. ACM Press, (2004)Validation d'une approche " basée sur exemples " pour l'apprentissage de la programmation., , and . IHM, volume 264 of ACM International Conference Proceeding Series, page 147-154. ACM, (2005)Design of a Sextuple Cross-Coupled SRAM Cell with Optimized Access Operations for Highly Reliable Terrestrial Applications., , , , , , , and . ATS, page 55-60. IEEE, (2019)From onions to broccoli: generalizing Lewis' counterfactual logic.. J. Appl. Non Class. Logics, 17 (2): 213-229 (2007)Towards approximation during test of Integrated Circuits., , , , , and . DDECS, page 28-33. IEEE, (2017)Fast Bridging Fault Diagnosis using Logic Information., , , , , and . ATS, page 33-38. IEEE, (2007)