( en | de | ru )

 

Disambiguation of "Anders, Mark A."

Author of the publication

copydeleteadd this publication to your clipboard
A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS.

, , , , , , , , , and . IEEE J. Solid State Circuits, 56 (4): 1141-1151 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mark A Nusselein

Mark A Awabdy

Mark A Nusselein

Mark Yampolsky

Maßnahmen zur Sicherung von E2E-QoS bei verketteten Diensten. Uni München, (2009)

Mark Schütte

Crf2 - ein neues Antigen von Aspergillus fumigatus. TU Braunschweig, (2009)
 

Other publications of authors with the same name

A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core., , , and . IEEE J. Solid State Circuits, 38 (5): 689-695 (2003)µRNG: A 300-950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 51 (7): 1695-1704 (2016)Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (11): 1225-1238 (2005)Bias temperature instabilities in 4H SiC metal oxide semiconductor field effect transistors: Insight provided by electrically detected magnetic resonance., , , and . Microelectron. Reliab., (2018)3GHz, 74mW 2-level Karatsuba 64b Galois field multiplier for public-key encryption acceleration in 45nm CMOS., , , , , , , , and . ESSCIRC, page 198-201. IEEE, (2010)A 9GHz 65nm Intel Pentium 4 Processor Integer Execution Core., , , , , , , , and . ISSCC, page 353-365. IEEE, (2006)Hybrid Circuit/Packet Switched Network for Energy Efficient on-Chip Interconnections., , , and . Low Power Networks-on-Chip, Springer, (2011)250mV-950mV 1.1Tbps/W double-affine mapped Sbox based composite-field SMS4 encrypt/decrypt accelerator in 14nm tri-gate CMOS., , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)Reliability and Performance Issues in SiC MOSFETs: Insight Provided by Spin Dependent Recombination., , , , and . IRPS, page 1-5. IEEE, (2019)An All-Digital Unified Static/Dynamic Entropy Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction for Secure Privacy-Preserving Mutual Authentication in IoT Mote Platforms., , , , , , , , and . VLSI Circuits, page 169-170. IEEE, (2018)