Author of the publication

A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS.

, , , , , , , , , and . IEEE J. Solid State Circuits, 56 (4): 1141-1151 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

21.4 A reduced-order sliding-mode controller with an auxiliary PLL frequency discriminator for ultrasonic electric scalpels., , and . ISSCC, page 358-359. IEEE, (2017)A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response., , , , , , , and . VLSI Circuits, page 124-. IEEE, (2019)A Highly Efficient Reconfigurable Charge Pump Energy Harvester With Wide Harvesting Range and Two-Dimensional MPPT for Internet of Things., , , and . IEEE J. Solid State Circuits, 51 (5): 1302-1312 (2016)Digital Control of Switching and Linear Integrated Voltage Regulators., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2020)An Automatic Resonance Tracking Scheme With Maximum Power Transfer for Piezoelectric Transducers., , , , , and . IEEE Trans. Ind. Electron., 62 (11): 7136-7145 (2015)Fast Surrogate-Assisted Constrained Multiobjective Optimization for Analog Circuit Sizing via Self-Adaptive Incremental Learning., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (7): 2080-2093 (July 2023)SmartShelter: A Sustainable power system design using energy harvesting techniques., , , , , , , , , and 1 other author(s). MWSCAS, page 467-470. IEEE, (2014)A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference., , , , , , , and . VLSI Technology and Circuits, page 36-37. IEEE, (2022)A Dual-Rail Hybrid Analog/Digital LDO with Dynamic Current Steering for Tunable High PSRR and High Efficiency., , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A Universal Modular Hybrid LDO With Fast Load Transient Response and Programmable PSRR in 14-nm CMOS Featuring Dynamic Clamp Strength Tuning., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2402-2415 (2021)