( en | de | ru )

 

Disambiguation of "Bertozzi, Davide"

Author of the publication

copydeleteadd this publication to your clipboard
SoC Communication Architectures: From Interconnection Buses to Packet-Switched NoCs.

, , , and . Embedded Systems Design and Verification, CRC Press, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davide Pennino

Davide Cadamuro

Davide Batic

Davide Pagani

Davide Cantoni

 

Other publications of authors with the same name

Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis., , , and . DATE, page 1589-1594. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Power aware network interface management for streaming multimedia., , and . WCNC, page 926-930. IEEE, (2002)An Interconnect-Centric Approach to the Flexible Partitioning and Isolation of Many-Core Accelerators for Fog Computing., and . DCIS, page 1-6. IEEE, (2019)Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels., and . AISTECS@HiPEAC, page 12-17. ACM, (2017)SoC Communication Architectures: From Interconnection Buses to Packet-Switched NoCs., , , and . Embedded Systems Design and Verification, CRC Press, (2009)Networks-on-Chip: an Interconnect Fabric for Multiprocessor Systems-on-Chip., , , and . Embedded Systems Design and Verification, CRC Press, (2009)Efficient implementation of distributed routing algorithms for NoCs., , , , and . IET Comput. Digit. Tech., 3 (5): 460-475 (2009)Optimising pseudo-random built-in self-testing of fully synchronous as well as multisynchronous networks-on-chip., , , and . IET Comput. Digit. Tech., (2013)Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology., , , , , , , , , and . Trans. High Perform. Embed. Archit. Compil., (2007)Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip., , , and . ACM Great Lakes Symposium on VLSI, page 125-128. ACM, (2009)