( en | de | ru )

 

Disambiguation of "Levisse, Alexandre"

Author of the publication

copydeleteadd this publication to your clipboard
Overflow-free Compute Memories for Edge AI Acceleration.

, , , , and . ACM Trans. Embed. Comput. Syst., 22 (5s): 121:1-121:23 (October 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexandre Darmoise

Alexandre Varnek

Alexandre Martins

Alexandre Alexeev

Alexandre Nekrassov

 

Other publications of authors with the same name

RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures., , , and . ASP-DAC, page 181-186. IEEE, (2020)An Error-Based Approximation Sensing Circuit for Event-Triggered Low-Power Wearable Sensors., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (2): 489-501 (June 2023)Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology., , , , and . ACM Great Lakes Symposium on VLSI, page 513-518. ACM, (2020)Architecture, design and technology guidelines for crosspoint memories., , , , , and . NANOARCH, page 55-60. IEEE, (2017)Design methodology for area and energy efficient OxRAM-based non-volatile flip-flop., , , , , , and . ISCAS, page 1-4. IEEE, (2017)An Energy Efficient Soft SIMD Microarchitecture and Its Application on Quantized CNNs., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (6): 1018-1031 (June 2024)Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters., , , , , and . ISVLSI, page 18-23. IEEE, (2020)Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems., , , and . ICASSP, page 1549-1552. IEEE, (2020)ALPINE: Analog In-Memory Acceleration With Tight Processor Integration for Deep Learning., , , , , , , , and . IEEE Trans. Computers, 72 (7): 1985-1998 (July 2023)Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations., , , , , , , , , and . IEEE Access, (2020)