Author of the publication

A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating.

, , , , , , , , , , , , , , , , and . ISSCC, page 238-240. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The Spread of Multiple Droughts in Different Seasons and Its Dynamic Changes., , , , and . Remote. Sens., 15 (15): 3848 (August 2023)PACA: A Pattern Pruning Algorithm and Channel-Fused High PE Utilization Accelerator for CNNs., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5043-5056 (2022)Individual rationality and overall fairness in fixed cost allocation: An approach under DEA cross-efficiency evaluation mechanism., , , and . J. Oper. Res. Soc., 74 (3): 992-1007 (March 2023)CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks., , , , and . ISLPED, page 1-6. IEEE, (2017)Index-free triangle-based graph local clustering., , , and . Frontiers Comput. Sci., 18 (3): 183404 (June 2024)RL Based Network Accelerator Compiler for Joint Compression Hyper-Parameter Search., , , , and . ISCAS, page 1-5. IEEE, (2020)Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor., , , , , , and . ISLPED, page 103-108. ACM, (2020)A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating., , , , , , , , , and 7 other author(s). ISSCC, page 238-240. IEEE, (2021)A Learning-Based Framework for Low Bit-Rate Image and Video Coding., , and . PCM, volume 5879 of Lecture Notes in Computer Science, page 232-244. Springer, (2009)Sticker: A 0.41-62.1 TOPS/W 8Bit Neural Network Processor with Multi-Sparsity Compatible Convolution Arrays and Online Tuning Acceleration for Fully Connected Layers., , , , , , , , , and 1 other author(s). VLSI Circuits, page 33-34. IEEE, (2018)