Author of the publication

Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells.

, , and . ISLPED, page 242-247. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2015)Area-power-efficient 11-bit hybrid dual-Vdd ADC with self-calibration for neural sensing application., , , , and . SoCC, page 18-23. IEEE, (2016)Evaluation of Read- and Write-Assist circuits for GeOI FinFET 6T SRAM cells., , , and . ISCAS, page 1122-1125. IEEE, (2014)Modeling and Analysis of Leakage Currents in Double-Gate Technologies., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 2052-2061 (2006)A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies., , , , and . ISLPED, page 8-13. ACM, (2007)Low temperature (<180 °C) bonding for 3D integration., , , , , , , , , and 1 other author(s). 3DIC, page 1-5. IEEE, (2013)Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells., , and . ISLPED, page 242-247. ACM, (2016)A 0.35 V, 375 kHz, 5.43 µW, 40 nm, 128 kb, symmetrical 10T subthreshold SRAM with tri-state bit-line., , , , , , and . Microelectron. J., (2016)Reducing parasitic BJT effects in partially depleted SOI digital logic circuits., , and . Microelectron. J., 39 (2): 275-285 (2008)Self-Repairing SRAM Using On-Chip Detection and Compensation., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (1): 75-84 (2010)