Author of the publication

A 5-10-Gb/s 12.5-mW Source Synchronous I/O Interface With 3-D Flip Chip Package.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (2): 555-568 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS receivers for active and passive mm-wave imaging., , and . IEEE Communications Magazine, 49 (10): 190-198 (2011)25.4 A 0.43K-noise-equivalent-ΔT 100GHz dicke-free radiometer with 100% time efficiency in 65nm CMOS., , and . ISSCC, page 430-431. IEEE, (2016)A fourth order tunable capacitor coupled microstrip resonator band pass filter., and . RWS, page 150-152. IEEE, (2015)A low phase noise, wideband and compact CMOS PLL for use in a heterodyne 802.15.3c TRX., , , , , , , , , and 1 other author(s). ESSCIRC, page 258-261. IEEE, (2010)Reconfigurable blocker-tolerant RF front-end filter with tunable notch for active cancellation of transmitter leakage in FDD receivers., , and . ISCAS, page 1782-1785. IEEE, (2016)Analysis and Design of a 35-GHz Hybrid π-Network High-Gain Phase Shifter With 360° Continuous Phase Shifting., , , , , , , and . IEEE Access, (2021)A 144GHz 0.76cm-resolution sub-carrier SAR phase radar for 3D imaging in 65nm CMOS., , , , , , , , , and . ISSCC, page 264-266. IEEE, (2012)A low-noise cartesian error feedback architecture., and . ISCAS, page 1-4. IEEE, (2017)Harmonic-Based Nonlinearity Factorization of Switching Behavior in Up-Conversion Mixers., and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2468-2477 (2019)A Low Phase Noise, Wideband and Compact CMOS PLL for Use in a Heterodyne 802.15.3c Transceiver., , , , , , , and . IEEE J. Solid State Circuits, 46 (7): 1606-1617 (2011)