Author of the publication

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (5): 818-830 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Cost and Secure Firmware Obfuscation Method for Protecting Electronic Systems From Cloning., , and . IEEE Internet of Things Journal, 6 (2): 3700-3711 (2019)A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment., , and . J. Electron. Test., 30 (1): 25-40 (2014)Fault-Injection Based Chosen-Plaintext Attacks on Multicycle AES Implementations., and . ACM Great Lakes Symposium on VLSI, page 443-448. ACM, (2022)Defect Characterization and Testing of Skyrmion-Based Logic Circuits., , , and . VTS, page 1-7. IEEE, (2021)Survey of Recent Developments for Hardware Trojan Detection., , and . ISCAS, page 1-5. IEEE, (2021)Functional Fmax test-time reduction using novel DFTs for circuit initialization., , and . ICCD, page 1-6. IEEE Computer Society, (2013)Ensuring Proof-of-Authenticity of IoT Edge Devices Using Blockchain Technology., , and . iThings/GreenCom/CPSCom/SmartData, page 1042-1049. IEEE, (2018)A Blockchain-Based Framework for Supply Chain Provenance., , , and . IEEE Access, (2019)TSensors Vision, Infrastructure and Security Challenges in Trillion Sensor Era., , and . J. Hardw. Syst. Secur., 1 (4): 311-327 (2017)Test and Yield Loss Reduction of AI and Deep Learning Accelerators., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 104-115 (2022)