Author of the publication

Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC.

, , and . DATE, page 1420-1425. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Detecting and Mitigating Low-and-Slow DoS Attacks in NoC-based MPSoCs., , , and . ReCoSoC, page 82-89. IEEE, (2019)Efficient and Flexible Low-Power NTT for Lattice-Based Cryptography., and . HOST, page 141-150. IEEE, (2019)Practical Evaluation of Masking for NTRUEncrypt on ARM Cortex-M4., , and . COSADE, volume 11421 of Lecture Notes in Computer Science, page 253-269. Springer, (2019)Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC., , and . DATE, page 1420-1425. IEEE, (2020)Subutai: Speeding Up Legacy Parallel Applications Through Data Synchronization., , , , , , , and . IEEE Trans. Parallel Distributed Syst., 32 (5): 1102-1116 (2021)Lightweight Monitoring Scheme for Flooding DoS Attack Detection in Multi-Tenant MPSoCs., , and . ISCAS, page 1-5. IEEE, (2021)Reconfigurable Group-Wise Security Architecture for NoC-Based MPSoCs Protection., , and . SBCCI, page 26:1-26:6. ACM, (2015)Gossip NoC - Avoiding Timing Side-Channel Attacks through Traffic Management., , , and . ISVLSI, page 601-606. IEEE Computer Society, (2016)Guard-NoC: A Protection Against Side-Channel Attacks for MPSoCs., , , , , and . ISVLSI, page 536-541. IEEE, (2020)Elastic security zones for NoC-based 3D-MPSoCs., , , , , and . ICECS, page 506-509. IEEE, (2014)