Author of the publication

Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation.

, , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited)., , , , , , , , , and 15 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Performance Analysis of Spiking RBM with Measurement-Based Phase Change Memory Model., , , , , , , , , and . ICONIP (5), volume 1143 of Communications in Computer and Information Science, page 591-599. Springer, (2019)Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation., , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)NVM Weight Variation Impact on Analog Spiking Neural Network Chip., , , , , , , and . ICONIP (7), volume 11307 of Lecture Notes in Computer Science, page 676-685. Springer, (2018)An analog-AI chip for energy-efficient speech recognition and transcription., , , , , , , , , and 14 other author(s). Nat., 620 (7975): 768-775 (2023)Analysis of Effect of Weight Variation on SNN Chip with PCM-Refresh Method., , , , , , , and . Neural Process. Lett., 53 (3): 1741-1751 (2021)Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)., , , , , , , , , and 13 other author(s). ISCAS, page 1-5. IEEE, (2023)Pattern Training, Inference, and Regeneration Demonstration Using On-Chip Trainable Neuromorphic Chips for Spiking Restricted Boltzmann Machine., , , , , , , , , and 3 other author(s). Adv. Intell. Syst., (2022)Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers., , , , , , , , , and 6 other author(s). ISCAS, page 3319-3323. IEEE, (2022)