( en | de | ru )

 

Disambiguation of "Kim, Yong"

Author of the publication

copydeleteadd this publication to your clipboard
Network-Initiated Fast Handover Scheme Using Virtual Connection over All-IP-Based Wireless Systems.

, , , and . ICOIN, volume 3961 of Lecture Notes in Computer Science, page 72-81. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yong-Ho Kim

Yong Koo Kim

Byung-Yong Kim

Yong-Gi Kim

Yong-Dae Kim

 

Other publications of authors with the same name

A Novel Approach for Modeling a Hybrid ARQ (Automatic Repeat Request) Based on the Hidden Markov Model., , and . IEICE Trans. Commun., 88-B (9): 3772-3775 (2005)Editorial Message: Special Issue on Fuzzy System in Data Mining and Knowledge Discovery: Modelling and Application., , , , and . Int. J. Fuzzy Syst., 19 (4): 1157 (2017)A NETwork COding based Multicasting (NETCOM) over IEEE 802.11 Multi-hop., , and . VTC Spring, page 845-848. IEEE, (2007)Robust Disturbance Observer for Two-Inertia System., , , and . IEEE Trans. Ind. Electron., 60 (7): 2700-2710 (2013)A Multi-Layered Screening Method to Identify Plant Regulatory Genes., , , , , , , , , and . IEEE ACM Trans. Comput. Biol. Bioinform., 11 (2): 293-303 (2014)A 16-Gb, 18-Gb/s/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking., , , , , , , , , and 29 other author(s). IEEE J. Solid State Circuits, 54 (1): 197-209 (2019)Finding a better basis on binary representation through DNN-based epistasis estimation., and . GECCO Companion, page 229-230. ACM, (2020)MC Complexity Reduction for Generalized P and B Pictures in HEVC., , , and . IEEE Trans. Circuits Syst. Video Technol., 24 (10): 1723-1728 (2014)Implementation of hybrid P2P networking distributed web crawler using AWS for smart work news big data., , , and . Peer-to-Peer Netw. Appl., 13 (2): 659-670 (2020)25.2 A 16Gb Sub-1V 7.14Gb/s/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3rd-Generation 10nm DRAM., , , , , , , , , and 24 other author(s). ISSCC, page 346-348. IEEE, (2021)