( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach.

, , , , и . VLSI Signal Processing, 18 (2): 89-109 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Bart Cramer

Bart Maris

Bart Kersbergen

Bart Riel

Bart Geurts

 

Другие публикации лиц с тем же именем

A Scalable Architecture for MPEG-4 Wavelet Quantization., , , , , и . VLSI Signal Processing, 23 (1): 93-107 (1999)Implementation driven selection of wavelet filters for still image coding based on bitrange expansion., , , , и . MMSP, стр. 371-376. IEEE, (1999)Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System., , , , , и . DAC, стр. 333-336. ACM Press, (1999)A scalable MPEG-4 wavelet-based visual texture compression system with optimized memory organization., , , , , , , и . IEEE Trans. Circuits Syst. Video Techn., 13 (4): 348-357 (2003)The Local Wavelet Transform: a memory-efficient, high-speed architecture optimized to a Region-Oriented Zero-Tree coder., , , и . Integr. Comput. Aided Eng., 7 (2): 89-103 (2000)A scalable architecture for MPEG-4 embedded zero tree coding., , , , , и . CICC, стр. 65-68. IEEE, (1999)Communication Primitives Driven Hardware Design and Test Methodology Applied on Complex Video Applications., , , , и . IEEE International Workshop on Rapid System Prototyping, стр. 246-249. IEEE Computer Society, (2005)System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach., , , , и . VLSI Signal Processing, 18 (2): 89-109 (1998)High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression., и . VLSI Signal Processing, 33 (3): 267-275 (2003)SPRINT: A Tool to Generate Concurrent Transaction-Level Models from Sequential Code., , , и . EURASIP J. Adv. Signal Process., (2007)