( en | de | ru )

 

Disambiguation of "Vanhoof, Bart"

Author of the publication

copydeleteadd this publication to your clipboard
System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach.

, , , , and . VLSI Signal Processing, 18 (2): 89-109 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bart Cramer

Bart Maris

Bart Kersbergen

Bart Riel

Bart Geurts

 

Other publications of authors with the same name

Implementation driven selection of wavelet filters for still image coding based on bitrange expansion., , , , and . MMSP, page 371-376. IEEE, (1999)A Scalable Architecture for MPEG-4 Wavelet Quantization., , , , , and . VLSI Signal Processing, 23 (1): 93-107 (1999)Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System., , , , , and . DAC, page 333-336. ACM Press, (1999)A scalable MPEG-4 wavelet-based visual texture compression system with optimized memory organization., , , , , , , and . IEEE Trans. Circuits Syst. Video Techn., 13 (4): 348-357 (2003)The Local Wavelet Transform: a memory-efficient, high-speed architecture optimized to a Region-Oriented Zero-Tree coder., , , and . Integr. Comput. Aided Eng., 7 (2): 89-103 (2000)A scalable architecture for MPEG-4 embedded zero tree coding., , , , , and . CICC, page 65-68. IEEE, (1999)Communication Primitives Driven Hardware Design and Test Methodology Applied on Complex Video Applications., , , , and . IEEE International Workshop on Rapid System Prototyping, page 246-249. IEEE Computer Society, (2005)SPRINT: A Tool to Generate Concurrent Transaction-Level Models from Sequential Code., , , and . EURASIP J. Adv. Signal Process., (2007)High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression., and . VLSI Signal Processing, 33 (3): 267-275 (2003)System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach., , , , and . VLSI Signal Processing, 18 (2): 89-109 (1998)