( en | de | ru )

 

Disambiguation of "Resano, Javier"

Author of the publication

copydeleteadd this publication to your clipboard
The Promise of Reconfigurable Computing for Hyperspectral Imaging Onboard Systems: A Review and Trends.

, , , , , and . Proc. IEEE, 101 (3): 698-722 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Javier Manero

Javier Jáurequi

Javier Dreyer

Javier Papa

Javier Arpón

 

Other publications of authors with the same name

Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (6): 1248-1261 (2014)Memory hierarchy for high-performance and energyaware reconfigurable systems., , , and . IET Comput. Digit. Tech., 1 (5): 565-571 (2007)Use of FPGA or GPU-based architectures for remotely sensed hyperspectral image processing., , , , , and . Integr., 46 (2): 89-103 (2013)FPGA Implementation of the N-FINDR Algorithm for Remotely Sensed Hyperspectral Image Analysis., , , and . IEEE Trans. Geosci. Remote. Sens., 50 (2): 374-388 (2012)FPGA Implementation of Abundance Estimation for Spectral Unmixing of Hyperspectral Data Using the Image Space Reconstruction Algorithm., , , and . IEEE J. Sel. Top. Appl. Earth Obs. Remote. Sens., 5 (1): 248-261 (2012)Application of Task Concurrency Management on Dynamically Reconfigurable Hardware Platforms., , , , and . FCCM, page 278-279. IEEE Computer Society, (2003)Inference in Supervised Spectral Classifiers for On-Board Hyperspectral Imaging: An Overview., , , , and . Remote. Sens., 12 (3): 534 (2020)Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems., , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (9): 1993-2003 (2020)A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs., , , , and . Microprocess. Microsystems, 28 (5-6): 291-301 (2004)Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array., , , , and . IET Comput. Digit. Tech., 12 (4): 150-157 (2018)