Author of the publication

Interface synthesis: a vertical slice from digital logic to software components.

, , and . ICCAD, page 693-695. ACM / IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-level architectural co-simulation using Esterel and C., , , , and . CODES, page 189-194. ACM, (2001)What is the cost of delay insensitivity?, , , , and . ICCAD, page 316-323. IEEE Computer Society, (1999)Decomposition and technology mapping of speed-independent circuits using Boolean relations., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (9): 1221-1236 (1999)Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis., , , and . DAC, page 389-394. ACM Press, (1997)Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems., , , , and . DAC, page 110-115. ACM Press, (1999)Analysis of the quantization noise effects on the SQNR behaviour in analog to digital conversion., , , , and . ISCAS (2), page 334-338. IEEE, (1999)Early Power Estimation for System-on-Chip Designs., , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 108-117. Springer, (2000)Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL., and . NORCAS, page 1-6. IEEE, (2017)Designing asynchronous circuits from behavioural specifications with internal conflicts., , , and . ASYNC, page 106-115. IEEE, (1994)To Spike or Not to Spike: A Digital Hardware Perspective on Deep Learning Acceleration., , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (4): 1015-1025 (December 2023)