( en | de | ru )

 

Disambiguation of "López, Celia"

Author of the publication

copydeleteadd this publication to your clipboard
Logic Optimization of Unidirectional Circuits with Structural Methods.

, , , , and . IOLTW, page 43-47. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Margarita López López

Claudia Carolina López Yomayuza

Charakterisierung der Tollwutvakzinen Rabipur und Rabivac und der enthaltenen Virusstämme FluryLEP und PM 1503. Uni Gießen, (2009)

Fátima López López Pielow

Metamorfosis y metáfora: mito y discurso en Pedro Calderón de la Barca y Ovidio. Uni Wuppertal, (2008)

Caroline López

José Braulio López Padilla

 

Other publications of authors with the same name

New Techniques for Speeding-Up Fault-Injection Campaigns., , , , , , and . DATE, page 847-852. IEEE Computer Society, (2002)Automatic Insertion of Fault-Tolerant Structures at the RT Level., , and . IOLTW, page 48-50. IEEE Computer Society, (2001)Analysis of the Equivalences and Dominances of Transient Faults at the RT Level., , , , , , and . IOLTW, page 193. IEEE Computer Society, (2002)An Industrial Environment for High-Level Fault-Tolerant Structures Insertion and Validation., , , , , , and . VTS, page 229-236. IEEE Computer Society, (2002)Logic Optimization of Unidirectional Circuits with Structural Methods., , , , and . IOLTW, page 43-47. IEEE Computer Society, (2001)A jitter insensitive continuous-time ΣΔ modulator using transmission lines., , , , , and . ICECS, page 109-112. IEEE, (2004)A Design Space Exploration for Heart Rate Variability in a Wearable Smart Device., , , , and . DCIS, page 1-6. IEEE, (2020)Design Space Analysis for a Digital Lock-In Amplifier for Infrared Gas Sensor Signal Acquisition., , and . DCIS, page 1-6. IEEE, (2023)Techniques for Fast Transient Fault Grading Based on Autonomous Emulation., , , and . DATE, page 308-309. IEEE Computer Society, (2005)An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation., , , and . FPL, page 397-402. IEEE, (2005)