Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating distributed reinforcement learning with in-switch computing.

Y. Li, I. Liu, Y. Yuan, D. Chen, A. Schwing, and J. Huang. ISCA, page 279-291. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liu Deming

Deming Sun

Deming Kong

Chen Chen

Other publications of authors with the same name

Performance-driven mapping for CPLD architectures.D. Chen, J. Cong, M. Ercegovac, and Z. Huang. FPGA, page 39-47. ACM, (2001)Introduction.D. Chen. ACM Trans. Reconfigurable Technol. Syst., 9 (4): 28:1-28:2 (2016)Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis.M. Gholipour, Y. Chen, A. Sangai, N. Masoumi, and D. Chen. IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis.H. Jun, H. Ye, H. Jeong, and D. Chen. ACM Trans. Reconfigurable Technol. Syst., 16 (3): 46:1-46:30 (September 2023)Algorithm/Accelerator Co-Design and Co-Search for Edge AI.X. Zhang, Y. Li, J. Pan, and D. Chen. IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3064-3070 (2022)VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization.C. Gong, Y. Chen, Y. Lu, T. Li, C. Hao, and D. Chen. IEEE Trans. Computers, 70 (5): 696-710 (2021)An Efficient Compiler Framework for Cache Bypassing on GPUs.Y. Liang, X. Xie, G. Sun, and D. Chen. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (10): 1677-1690 (2015)A Routing Approach to Reduce Glitches in Low Power FPGAs.Q. Dinh, D. Chen, and M. Wong. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 235-240 (2010)Exploring HW/SW Co-Design for Video Analysis on CPU-FPGA Heterogeneous Systems.X. Zhang, Y. Ma, J. Xiong, W. Hwu, V. Kindratenko, and D. Chen. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1606-1619 (2022)ASAP: Accelerated Short-Read Alignment on Programmable Hardware.S. Banerjee, M. El-Hadedy, J. Lim, Z. Kalbarczyk, D. Chen, S. Lumetta, and R. Iyer. IEEE Trans. Computers, 68 (3): 331-346 (2019)

BibSonomy

Disambiguation of "Chen, Deming"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating distributed reinforcement learning with in-switch computing.

Please choose a person to relate this publication to

Liu Deming

Deming Sun

Deming Kong

Deming Kong

Chen Chen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chen, Deming"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Accelerating distributed reinforcement learning with in-switch computing.

Please choose a person to relate this publication to

Liu Deming

Deming Sun

Deming Kong

Deming Kong

Chen Chen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating distributed reinforcement learning with in-switch computing.