Author of the publication

A Sequential Decoder for Linear Block Codes with a Variable Bias-Term Metric.

, and . IEEE Trans. Inf. Theory, 44 (1): 410-416 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity., , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (1): 74-78 (2008)Introduction to the special issue on codes on graphs and iterative algorithms., , , , , and . IEEE Trans. Inf. Theory, 47 (2): 493-497 (2001)Rate-Diversity Optimal Multiblock Space-Time Codes via Sum-Rank Codes., and . ISIT, page 3055-3060. IEEE, (2020)Modeling and Energy Optimization of LDPC Decoder Circuits with Timing Violations., , and . CoRR, (2015)Energy Consumption of VLSI Decoders., and . CoRR, (2014)On the discreteness of the capacity-achieving probability measure of conditional gaussian channels., and . ISIT, page 348. IEEE, (2004)Gear-shift decoding for algorithms with varying complexity., and . ICC, page 500-504. IEEE, (2005)A Partial Ordering of General Finite-State Markov Channels Under LDPC Decoding., , and . IEEE Trans. Inf. Theory, 53 (6): 2072-2087 (2007)A Sequential Decoder for Linear Block Codes with a Variable Bias-Term Metric., and . IEEE Trans. Inf. Theory, 44 (1): 410-416 (1998)Upper and Lower Bounds on the Computational Complexity of Polar Encoding and Decoding., and . IEEE Trans. Inf. Theory, 65 (9): 5656-5673 (2019)