( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Designing and analyzing a SpaceWire router IP for soft errors detection.

, , , и . LATW, стр. 1-6. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fernanda Schneider

Fernanda Rodriguez

Antonio Lima

Mourad Limam

Silvio Romero Frej Fonseca Lima

 

Другие публикации лиц с тем же именем

Investigating Floating-Point Implementations in a Softcore GPU under Radiation-Induced Faults., , , , , , и . ICECS, стр. 1-4. IEEE, (2020)Exploiting approximate computing for low-cost fault tolerant architectures., , , , и . SBCCI, стр. 3. ACM, (2019)Hybrid soft error mitigation techniques for COTS processor-based systems., , , , , и . LATS, стр. 99-104. IEEE, (2016)On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs., , , и . DATE, стр. 1290-1295. IEEE Computer Society, (2005)Analyzing the Impact of Frequency and Diverse Path Delays in the Time Vulnerability Factor of Master-Slave D Flip-Flops., , и . ISVLSI, стр. 521-526. IEEE Computer Society, (2015)Single Event Upset in SRAM-based Field Programmable Analog Arrays: Effects and Mitigation., , , и . ISVLSI, стр. 192-197. IEEE Computer Society, (2007)Evaluating transient-fault effects on traditional C-element's implementations., , , , и . IOLTS, стр. 35-40. IEEE Computer Society, (2010)Design of a Robust 8-Bit Microprocessor to Soft Errors., , и . IOLTS, стр. 195-196. IEEE Computer Society, (2006)Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs., , , , и . ARC, том 10216 из Lecture Notes in Computer Science, стр. 202-213. (2017)Improving approximate-TMR using multi-objective optimization genetic algorithm., , , , , , и . LATS, стр. 1-6. IEEE, (2018)