Author of the publication

Allocation Techniques for Reducing BIST Area Overhead of Data Paths.

, , and . J. Electron. Test., 13 (2): 149-166 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Panel: Reliability of data centers: Hardware vs. software., , , , , and . DATE, page 1620. IEEE Computer Society, (2010)Introducing redundant computations in RTL data paths for reducing BIST resources., , and . ACM Trans. Design Autom. Electr. Syst., 6 (3): 423-445 (2001)Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC Processor., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 44 (1): 7-17 (2009)A Scalable, Low Cost Design-for-Test Architecture for UltraSPARCTM Chip Multi-Processors., , , , and . ITC, page 726-735. IEEE Computer Society, (2002)DFX of a 3rd Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor., , , , , , and . ITC, page 1-10. IEEE Computer Society, (2008)Trends and Trade-Offs in Designing Highly Robust Throughput Computing Oriented Chips and Systems., and . IOLTS, page 74-77. IEEE Computer Society, (2005)Scheduling and Module Assignment for Reducing Bist Resources., , and . DATE, page 66-73. IEEE Computer Society, (1998)Comprehensive Approach to High-Performance Server Chipset Debug., and . IEEE Des. Test Comput., 26 (3): 70-77 (2009)Allocation Techniques for Reducing BIST Area Overhead of Data Paths., , and . J. Electron. Test., 13 (2): 149-166 (1998)Testing throughput computing interconnect topologies with Tbits/sec bandwidth in manufacturing and in field., , , and . ITC, page 9. IEEE Computer Society, (2005)