Author of the publication

An 8.9-71.3 TOPS/W Deep Learning Accelerator for Arbitrarily Quantized Neural Networks.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4148-4152 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8.9-71.3 TOPS/W Deep Learning Accelerator for Arbitrarily Quantized Neural Networks., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4148-4152 (2022)A 28 nm 66.8 TOPS/W Sparsity-Aware Dynamic-Precision Deep-Learning Processor., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Configurable Energy-Efficient Lattice-Based Post-Quantum Cryptography Processor for IoT Devices., , , , and . ESSCIRC, page 525-528. IEEE, (2022)Parallel replication across formats for scaling out mixed OLTP/OLAP workloads in main-memory databases., , , , , , , , and . VLDB J., 27 (3): 421-444 (2018)Parallel Replication across Formats in SAP HANA for Scaling Out Mixed OLTP/OLAP Workloads., , , , , , , , and . Proc. VLDB Endow., 10 (12): 1598-1609 (2017)A 1-TFLOPS/W, 28-nm Deep Neural Network Accelerator Featuring Online Compression and Decompression and BF16 Digital In-Memory-Computing Hardware., , and . CICC, page 1-2. IEEE, (2024)Impact of Surface and Pore Characteristics on Fatigue Life of Laser Powder Bed Fusion Ti-6Al-4V Alloy Described by Neural Network Models., , , , , , , , , and . CoRR, (2021)A 127.8TOPS/W Arbitrarily Quantized 1-to-8b Scalable-Precision Accelerator for General-Purpose Deep Learning with Reduction of Storage, Logic and Latency Waste., , , and . ISSCC, page 330-331. IEEE, (2023)Joint Optimization of Cache Management and Graph Reordering for GCN Acceleration., , , , and . ISLPED, page 1-6. IEEE, (2023)Bottleneck-Stationary Compact Model Accelerator With Reduced Requirement on Memory Bandwidth for Edge Applications., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (2): 772-782 (February 2023)