( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design of Algorithm for the 3D Object Representation Based on the Web3D Using X3D.

, , , , и . PDCAT, том 3320 из Lecture Notes in Computer Science, стр. 98-105. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sung Lee

Tae-Gyu Sung

Tae-soo Lee

Tae-Hoon Lee

Heun Tae Lee

 

Другие публикации лиц с тем же именем

A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface., , , , , , , , , и 12 other автор(ы). IEEE J. Solid State Circuits, 47 (4): 981-989 (2012)A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology., , , , , , , , , и 27 other автор(ы). ISSCC, стр. 430-432. IEEE, (2012)A 1.8-Gb/s/Pin 16-Tb NAND Flash Memory Multi-Chip Package With F-Chip for High-Performance and High-Capacity Storage., , , , , , , , , и 12 other автор(ы). IEEE J. Solid State Circuits, 56 (4): 1129-1140 (2021)Design of Algorithm for the 3D Object Representation Based on the Web3D Using X3D., , , , и . PDCAT, том 3320 из Lecture Notes in Computer Science, стр. 98-105. Springer, (2004)Novel, parallel and differential synaptic architecture based on NAND flash memory for high-density and highly-reliable binary neural networks., , , , и . Neurocomputing, (2022)NAND Flash Based Novel Synaptic Architecture for Highly Robust and High-Density Quantized Neural Networks With Binary Neuron Activation of (1, 0)., , , , и . IEEE Access, (2020)Low-Power Binary Neuron Circuit With Adjustable Threshold for Binary Neural Networks Using NAND Flash Memory., , и . IEEE Access, (2020)A 1.8 Gb/s/pin 16Tb NAND Flash Memory Multi-Chip Package with F-Chip of Toggle 4.0 Specification for High Performance and High Capacity Storage Systems., , , , , , , , , и 16 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)