Author of the publication

Novel IC Sub-Threshold IDDQ Signature And Its Relationship To Aging During High Voltage Stress.

, , and . ESSDERC, page 250-253. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ScaleCom: Scalable Sparsified Gradient Compression for Communication-Efficient Distributed Training., , , , , , , , , and 1 other author(s). CoRR, (2021)All at Once Network Quantization via Collaborative Knowledge Transfer., , , , , , , , and . CoRR, (2021)Efficient AI System Design With Cross-Layer Approximate Computing., , , , , , , , , and 30 other author(s). Proc. IEEE, 108 (12): 2232-2250 (2020)A 2.5D Integrated Voltage Regulator Using Coupled-Magnetic-Core Inductors on Silicon Interposer., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 48 (1): 244-254 (2013)COMQ: A Backpropagation-Free Algorithm for Post-Training Quantization., , , , , , and . CoRR, (2024)Deep Compression of Pre-trained Transformer Models., , , , , , , and . NeurIPS, (2022)Ultra-Low Precision 4-bit Training of Deep Neural Networks., , , , , , , , , and . NeurIPS, (2020)An 82%-efficient multiphase voltage-regulator 3D interposer with on-chip magnetic inductors., , , , , , , , , and 1 other author(s). VLSIC, page 192-. IEEE, (2015)A Scalable Multi- TeraOPS Deep Learning Processor Core for AI Trainina and Inference., , , , , , , , , and 21 other author(s). VLSI Circuits, page 35-36. IEEE, (2018)Accumulation Bit-Width Scaling For Ultra-Low Precision Training Of Deep Networks., , , , , , and . ICLR (Poster), OpenReview.net, (2019)