( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS.

, , , , , , , , , , и . IEEE J. Solid State Circuits, 51 (12): 2917-2927 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Allen Caldwell

Trevor Hansen

Allen Caldwell

Trevor Jones

Trevor Collins

 

Другие публикации лиц с тем же именем

15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , и . ISSCC, стр. 278-279. IEEE, (2016)Incremental Data Converters at Low Oversampling Ratios., и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (7): 1525-1537 (2010)A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique., , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 859-863 (2018)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , и . CICC, стр. 1-4. IEEE, (2017)A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 51 (12): 2917-2927 (2016)A time-interleaved continuous-time ΔΣ modulator with 20-MHz signal bandwidth., и . IEEE J. Solid State Circuits, 41 (7): 1578-1588 (2006)A Reconfigurable ΔΣ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2263-2271 (2014)Some Extensions of the Crouzeix-Palencia Result., , и . SIAM J. Matrix Anal. Appl., 39 (2): 769-780 (2018)An 8th-order MASH delta-sigma with an OSR of 3., и . ESSCIRC, стр. 476-479. IEEE, (2009)A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW., , , , , , , и . IEEE J. Solid State Circuits, 47 (12): 2888-2897 (2012)