Author of the publication

A Hybrid Approach to Equivalent Fault Identification for Verification Environment Qualification.

, , , , , , , , , and . ACM Great Lakes Symposium on VLSI, page 447-450. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Depicting the Algorithm of Discrete Topology for Distance Learning System., , and . DMS, page 450-453. Knowledge Systems Institute, (2005)SAT-based complete logic implication with application to logic optimization., and . VLSI-DAT, page 1-4. IEEE, (2014)In&Out: Restructuring for threshold logic network optimization., , , and . ISQED, page 413-418. IEEE, (2017)Width minimization in the Single-Electron Transistor array synthesis., , , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Group detection in mobility traces., , , and . IWCMC, page 875-879. ACM, (2010)Multiple Facial Features Representation for Real-Time Face Recognition., , , and . J. Inf. Sci. Eng., 22 (6): 1601-1610 (2006)Don't Care Computation and De Morgan Transformation for Threshold Logic Network Optimization., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1412-1422 (2022)Towards Deep Learning-Based Sarcopenia Screening with Body Joint Composition Analysis., , , , , , and . ICIP, page 3807-3811. IEEE, (2021)Applying ant colony optimization algorithm to solve flying probe inspection problem., and . ICCE-Taiwan, page 9-10. IEEE, (2023)On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2842-2852 (2018)