Author of the publication

Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.

, , , , and . HPCA, page 366-377. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploring the Potential of Architecture-Level Power Optimizations., and . PACS, volume 3164 of Lecture Notes in Computer Science, page 132-147. Springer, (2003)Heterogeneous Computing Guest editors' introduction., and . IEEE Micro, 35 (4): 4-5 (2015)Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management., , and . IEEE Micro, 39 (3): 75-83 (2019)Symbiotic jobscheduling for a simultaneous multithreaded processor, and . SIGARCH Comput. Archit. News, 28 (5): 234--244 (November 2000)Editorial: Special Section on CMP Architectures., and . IEEE Trans. Parallel Distributed Syst., 18 (8): 1025-1027 (2007)Introduction., and . ACM Trans. Archit. Code Optim., 2 (1): 1-2 (2005)Mitigating Speculative Execution Attacks via Context-Sensitive Fencing., , and . IEEE Des. Test, 39 (4): 49-57 (2022)Fast switching of threads between cores., , , , and . ACM SIGOPS Oper. Syst. Rev., 43 (2): 35-45 (2009)Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy., , , and . MICRO, page 183-194. IEEE Computer Society, (2004)Control Flow Optimization Via Dynamic Reconvergence Prediction., , and . MICRO, page 129-140. IEEE Computer Society, (2004)