( en | de | ru )

 

Disambiguation of "Marinissen, Erik Jan"

Author of the publication

copydeleteadd this publication to your clipboard
A fully automatic test system for characterizing large-array fine-pitch micro-bump probe cards.

, , , , , and . ITC-Asia, page 144-149. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jan-Erik Schmutz

Adhäsions- und Abriebuntersuchungen mittels rasterkraftmikroskopischer Techniken auf der Mikro- und Nanoskala. Uni Münster, (2009)

Nilgün Erikli

Anders Erikson

Jan Erik Eickbohm

Jan Erik Ehlert

 

Other publications of authors with the same name

An Industrial Approach to Core-Based System Chip Testing.. VLSI-SOC, volume 218 of IFIP Conference Proceedings, page 389-400. Kluwer, (2001)How Useful are the ITC 02 SoC Test Benchmarks?, and . IEEE Des. Test Comput., 19 (5): 120, 119 (2002)Editorial., and . IET Comput. Digit. Tech., 1 (3): 145 (2007)Testing Embedded-Core-Based System Chips., , and . Computer, 32 (6): 52-60 (1999)Optimal Interconnect ATPG Under a Ground-Bounce Constraint., , and . J. Electron. Test., 21 (1): 17-31 (2005)SOC test architecture design for efficient utilization of test bandwidth., and . ACM Trans. Design Autom. Electr. Syst., 8 (4): 399-429 (2003)Application of Deterministic Logic BIST on Industrial Circuits., , , and . J. Electron. Test., 17 (3-4): 351-362 (2001)Guest Editors' Introduction: Addressing the Challenges of Debug and Diagnosis., and . IEEE Des. Test Comput., 25 (3): 206-207 (2008)Minimizing Pattern Count for Interconnect Test under a Ground Bounce Constraint., , , and . IEEE Des. Test Comput., 20 (2): 8-18 (2003)Conference Reports., , , , , and . IEEE Des. Test Comput., 23 (4): 262-265 (2006)