Author of the publication

Evaluating the Effects of FeFET Device Variability on Charge Sharing Based AiMC Accelerator.

, , , , , and . ISCAS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness., , , , and . Microelectron. Reliab., 51 (5): 919-924 (2011)Characterization of charge trapping in SiO2/Al2O3 dielectric stacks by pulsed C-V technique., , , , and . Microelectron. Reliab., 47 (4-5): 508-512 (2007)A flash memory technology with quasi-virtual ground array for low-cost embedded applications., , , , , , , , , and . IEEE J. Solid State Circuits, 36 (6): 969-978 (2001)Trap-polarization interaction during low-field trap characterization on hafnia-based ferroelectric gatestacks., , , , , , , , , and . IRPS, page 12-1. IEEE, (2022)Degradation mechanism of amorphous IGZO-based bipolar metal-semiconductor-metal selectors., , , , , , , , , and 1 other author(s). IRPS, page 10-1. IEEE, (2022)Optimization of Retention in Ferroelectricity Boosted Gate Stacks for 3D NAND., , , , , , , and . IMW, page 1-4. IEEE, (2023)Understanding the memory window in 1T-FeFET memories: a depolarization field perspective., , , , , , , and . IMW, page 1-4. IEEE, (2021)Trades-off between lithography line edge roughness and error-correcting codes requirements for NAND Flash memories., , , , , , , and . Microelectron. Reliab., 52 (3): 525-529 (2012)Novel level-identifying circuit for flash multilevel memories., , , and . IEEE J. Solid State Circuits, 33 (7): 1090-1095 (1998)Doped GeSe materials for selector applications., , , , , , , , , and 1 other author(s). ESSDERC, page 168-171. IEEE, (2017)